March 2001

# National Semiconductor

# CLC001 Serial Digital Cable Driver with Adjustable Outputs General Description Applications

The CLC001 is a monolithic, high-speed cable driver designed for use in SMPTE 259M serial digital video and ITU-T G.703 serial digital data transmission applications. The CLC001 drives 75 $\Omega$  transmission lines (Belden 8281 or equivalent) at data rates up to 622 Mbps. Controlled output rise and fall times (400 ps typical) minimize transition-induced jitter. The output voltage swing is adjustable from 800 mV\_{p-p} to 1.0 V\_{p-p} using an external resistor.

The CLC001's output stage consumes less power than other designs. The differential inputs accept LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.

All these make the CLC001 an excellent general purpose high speed driver for high-speed, long distance data transmission applications.

The CLC001 is powered from a single +3.3V supply and comes in a small 8-pin SOIC package.

## **Key Specifications**

- 400 ps rise and fall times
- Data rates to 622 Mbps
- 100 mV differential input threshold
- Low residual jitter


#### Features

- Adjustable output amplitude
- Differential input and output

© 2001 National Semiconductor Corporation


- Accepts LVPECL or LVDS input swings
- Low power dissipation
- Single +3.3V supply

- Digital routers and distribution amplifiers
- Coaxial cable driver for digital transmission lines
- Twisted pair driver
- Serial digital video interfaces for the commercial and broadcast industry
- SMPTE, Sonet/SDH, and ATM compatible driver
- Buffer applications




622 Mbps Eye Pattern with STM-4 Signal Mask

## Connection Diagram (8-Pin SOIC)



Order Number CLC001AJE See NS Package Number M08A



DS101329

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	4V
Output Current	27 mA
Maximum Junction Temperature	+125°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature	
(Soldering 10 seconds)	+300°C

ESD Rating (HBM) ESD Rating (MM)	≥ 7 kV ≥ 500V
Package Thermal Resistance $\theta_{JA}$ Surface Mount AJE	125°C/W
$\theta_{JC}$ Surface Mount AJE	105°C/W
Reliability Information	
Transistor count	291

# Recommended Operating Conditions

Supply Voltage Range ( $V_{DD}$ - $V_{SS}$ )	+3.0V to +3.6V
Operating Free Air Temperature (T <sub>A</sub> )	-40°C to +85°C
R <sub>BB</sub> Range (applied to V <sub>BB</sub> input) (Note 6)	1.3kΩ to 11.5kΩ

## **Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
OUTPUT	DC SPECIFICATIONS					
V <sub>SDO</sub> Serial Driver Output Voltage	Serial Driver Output Voltage	$R_L = 75\Omega 1\%,$ $R_{REF} = 1.91 k\Omega 1\%$ (for 800 mV <sub>p-p</sub> ), <i>Figure 1</i>	720	800	880	mV
			$R_L = 75\Omega 1\%,$ $R_{REF} = 1.5 k\Omega 1\%$ (for 1.0 V <sub>p-p</sub> ), <i>Figure 1</i>	900	1000	1100
INPUT DO	SPECIFICATIONS					
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM}$ = +0.05V or +1.2V or +3.25V,		0	+100	mV
V <sub>TL</sub>	Differential Input Low Threshold	$V_{DD} = 3.3V$	-100	0		mV
V <sub>CMR</sub>	Common Mode Voltage Range	$V_{ID} = 100 \text{mV}, V_{DD} = 3.3 \text{V}$	0.05		3.25	V
I <sub>IN</sub>	Input Current	$V_{IN} = 0V \text{ or } +3.0V, V_{DD} = 3.6V \text{ or } 0V$		±1	±10	μA
I <sub>INB</sub>	Input Current Balance	$V_{IN} = 0V \text{ or } +3.0V, V_{DD} = 3.6V \text{ or } 0V,$ (Note 8)		0.23		μA
SUPPLY (	CURRENT					
I <sub>DD</sub> Total Dynamic Power Supply Current (includes load current)	$R_L = 75\Omega,$ $R_{REF} = 1.91 k\Omega 1\%$ (V <sub>SDO</sub> = 800 mV <sub>p-p</sub> @ 270 Mbps)		70	115	mA	
		$R_L = 75\Omega,$ $R_{REF} = 1.5 k\Omega 1\%$ (V <sub>SDO</sub> = 1.0 V <sub>p-p</sub> @ 622 Mbps)		85	130	mA
MISCELL	ANEOUS PARAMETERS					
$L_{\text{GEN}}$	Output Inductance			6		nH
$R_{GEN}$	Output Resistance			25		kΩ
I <sub>BB</sub>	V <sub>BB</sub> Current	R <sub>REF</sub> = 1.91 kΩ 1%, (Note 6)		250		μA
		R <sub>REF</sub> = 1.5 kΩ 1%, (Note 6)		315		μA

## **AC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified (Note 3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>r</sub> , t <sub>f</sub>	Rise time, Fall time	20%-80%, (Notes 4, 5)		400	800	ps
t <sub>os</sub>	Output overshoot			5		%
t <sub>jit</sub>	Output jitter	(Note 7)		25		ps
t <sub>pd</sub>	Propagation delay	(Note 5)		1.9		ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current flow into device pins is defined as positive. Current flow out of device pins is defined as negative. All voltages are stated referenced to V<sub>SS</sub> = 0V. Note 3: Typical values are at 25°C and 3.3V.

Note 5: Typical values are at 25 C and 5.5V.

Note 4: This parameter is Guaranteed by Design.


Note 5:  $R_L$  = 75 $\Omega$ , AC-coupled at 270 Mbps,  $R_{REF}$  = 1.91 k $\Omega$  1% (for V<sub>SDO</sub> = 800 mV<sub>p-p</sub> ±10%),  $C_L$  not greater than 5pF (See Figure 1)

Note 6: The V<sub>BB</sub> output is intended as a bias supply pin for the inputs of this device only. It is not designed as a power supply output and should not be used to power other devices.

Note 7:  $R_L$  = 75 $\Omega$ , AC-coupled at 622 Mbps,  $R_{REF}$  = 1.5 k $\Omega$  1% (for V<sub>SDO</sub> = 1.0 V<sub>p-p</sub> ±10%), clock pattern input.

Note 8: Input Current Balance ( $I_{INB}$ ) is the difference between the Input Current ( $I_{IN}$ ) on  $V_{IN+}$  and  $V_{IN-}$  for the same bias condition.

## **Test Loads**



C<sub>1</sub> represents probe and test fixture capacitance and is not greater than 5pF.

DS101329-4

FIGURE 1. Test Loads

CLC001

## Test Loads (Continued)




FIGURE 2. Test Circuit

## **Pin Descriptions**

Pin #	Name	Description		
1 V <sub>вв</sub>		Optional, bias voltage (may be used to bias inputs) - see device operation section for details. If unused leave as no connect (NC).		
2	V <sub>IN+</sub>	Positive input pin		
3	V <sub>IN-</sub>	Negative input pin		
4	R <sub>REF</sub>	Output driver level control. Connect a resistor to ground to set output voltage swing.		
5	V <sub>SS</sub>	Negative power supply		
6	SDO	Serial data true output		
7	SDO	Serial data complement output		
8	V <sub>DD</sub>	Positive power supply		

### **Device Operation**

#### INPUT INTERFACING

Numerous input configurations exist for applying PECL, LVPECL, and LVDS signals to the input of the CLC001. Inputs may be single-ended or differential, AC or DC coupled.

The  $V_{BB}$  pin may be used to provide a DC bias voltage to the inputs. Leave this pin as a no connect when no bias is needed. Note that DC-coupled inputs such as direct LVDS and LVPECL connections are self-biasing and do not require use of the  $V_{BB}$  pin.  $I_{BB}$ , the current produced by the  $V_{BB}$  pin, depends on  $R_{REF}$ . For a given  $R_{REF}$ , the  $I_{BB}$  current will remain constant, and the bias voltage is determined by the value of resistance,  $R_{BB}$ , between the  $V_{BB}$  pin and ground. *Figure 3* and *Figure 4* show how  $R_{BB}$  corresponds to some common  $V_{BB}$  values with  $R_{REF}$  held at 1.91 k $\Omega$  and 1.5 k $\Omega$ , respectively. Some common input configurations are shown in *Figure 5* through *Figure 9*.




FIGURE 3. R\_{BB} vs. V\_{BB} for R\_{REF} = 1.91 k $\Omega$ 




FIGURE 4. R\_{BB} vs. V\_{BB} for R\_{REF} = 1.5 k $\Omega$ 

CLC001

#### Device Operation (Continued)

Figure 5 shows the CLC001 with an AC-coupled, single ended input connection. The  $82.5\Omega$  resister in parallel

with 825 $\Omega$  gives the equivalent termination resistance of 75 $\Omega$ . R\_{BB} set at 5k $\Omega$  provides 1.25V of DC bias to the input.




FIGURE 5. Single Ended 75 $\Omega$  Coaxial Cable, AC-coupled

A typical DC-coupled, twisted pair cable connection is shown in *Figure 6*. The CLC001 is driven differentially. The line is terminated with a termination resistor equal to the impedance of the line being driven. The actual resistor value is media specific, but typically is between 100 and  $120\Omega$  depending upon the cable. This resistor should be located close to the CLC001 inputs pins to minimize the resulting stub length between the resistor and device pads.




FIGURE 6. Twisted Pair Cable, DC-coupled

#### Device Operation (Continued)

*Figure 7* shows an AC-coupled, twisted pair cable application. It implements a center tap capacitance

termination used in conjunction with two 50 $\Omega$  resistors to filter common mode noise. R<sub>BB</sub> set at 5k $\Omega$  provides 1.25V of DC bias to each input.




FIGURE 7. Twisted Pair Cable, AC-coupled

PECL or LVPECL drivers may be interfaced to the CLC001 as shown in *Figure 8*. The voltage divider network will reduce the PECL output to the proper levels. For LVPECL, the  $100\Omega$  series resistors should be

removed, since the common mode range inputs of the CLC001 are wide enough to accept LVPECL levels directly. No external DC biasing is required for PECL/LVPECL connections.




FIGURE 8. PECL, DC-coupled

#### Device Operation (Continued)

A typical LVDS input connection is shown in *Figure 9*. The media is driven differentially by an LVDS driver. The line is terminated with a termination resistor equal to the impedance of the line being driven. The actual resistor value is media specific, but typically is between 100 and

 $120\Omega$ . This resistor should be located close to the CLC001 inputs pins to minimize the resulting stub length between the resistor and device pads. The CLC001 supports  $\pm 100 \text{mV}$  thresholds across the entire LVDS common mode range of 0.1V to 2.3V for a 200 mV differential signal.




FIGURE 9. LVDS, DC-coupled

# CLC001


#### Device Operation (Continued)

#### **OUTPUT INTERFACING**

The CLC001 has two complementary, ground referenced outputs designed to drive AC-coupled and terminated 75 $\Omega$  coaxial cables. The outputs are single ended; however, they could be treated as a single differential output as long as current paths from each output go to ground.

The output of the CLC001 is a high impedance current source. It expects to see a  $75\Omega$  shunt resistor before driving cable to convert the current output to a voltage and provide proper back-matching. No series back-matching resistors should be used. Refer to *Typical Application* for an illustration.

Output levels range from 800 mV<sub>p-p</sub> to 1.0 V<sub>p-p</sub> ±10% into 75 $\Omega$  AC-coupled, back-matched loads. Output level is controlled by the value of R<sub>REF</sub> connected to pin 4. R<sub>REF</sub> is 1.91 k $\Omega$  ±1% for 800 mV<sub>p-p</sub>, and 1.5 k $\Omega$  ±1% for 1.0 V<sub>p-p</sub>. Refer to *Figure 10* for the output level's sensitivity to R<sub>REF</sub>.



#### FIGURE 10. Output level's sensitivity to R<sub>REF</sub>

The CLC001 is designed as an AC-coupled 75 $\Omega$  cable driver. It is not intended to drive 50 $\Omega$  loads. The current source output does not provide enough current to allow for 800mV across a 50 $\Omega$  doubly terminated load.

### **Evaluation Board**

Evaluation boards are available for a nominal charge that demonstrate the basic operation of the SDI/SDV/SDH devices. The evaluation boards can be ordered through National's Distributors. Supplies are limited, please check for current availability.

The SD001EVK evaluation kit for the CLC001, Serial Digital Cable Driver with Adjustable Outputs, provides an operating environment in which the cable driver can be evaluated by system / hardware designers. The evaluation board has all the needed circuitry and connectors for easy connection and checkout of the device circuit options as discussed in the CLC001 datasheet. A schematic, parts list and pictorial drawing are provided with the board.


From the WWW, the following information may be viewed / downloaded for most evaluation boards: www.national.com/appinfo/interface

- Device Datasheet and / or EVK User Manual
- View a picture of the EVK
- View the EVK Schematic
- · View the top assembly drawing and BOM
- · View the bottom assembly drawing and BOM

#### **PCB Layout Recommendations**

Printed circuit board layout affects the performance of the CLC001. The following guidelines will aid in achieving satisfactory device performance.

- Use a ground plane or power/ground plane sandwich design for optimum performance.
- Bypass device power with a 0.01 µF monolithic ceramic capacitor in parallel with a 6.8 µF tantalum electrolytic capacitor located no more than 0.1" (2.5 mm) from the device power pins.
- Provide short, symmetrical ground return paths for: — inputs,
  - supply bypass capacitors and
  - the output load.
- Provide short, grounded guard traces located
  - under the centerline of the package,
  - 0.1" (2.5 mm) from the package pins
  - on both top and bottom of the board with connecting vias.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.